Test Data: Raised or Recessed? Finding the Optimal Gate Architecture for Improving the Static Performance of Graphene TransistorsPublished byrepository.rit.eduon •1 min readIvan Puchades, Rochester Institute of TechnologyFollowElectronicsSemiconductorsNanotechnologyDataLearn moreShareLegalReport
